							•	Sheet 1 of 3	
U.S. Department of Commerce, Patent and Trademark Office				Atty Docket No.			Serial No.		
					M∙I	<del>5297 US</del>	M-15296US		
FERMATION DISCLOSURE STATEMENT BY APPLICANT				Applicant(s) 10/798, 475					
(Use several sheets if necessary)					Yi Ding				
APR 2 0 2004					Filing Date			Group	
\				March 10, 2004			Wnassigned 2813		
U.S. Patent Documents									
*Examiner		Document				C)	6.1.1	Filing Date	
(nitial)	AA	Number 5 402 271	Date 28 Mar. 1995	Name Ono		Class	Subclass	If Appropriate	
AIW, AI		5,402,371	ļ						
AW St.	AB	5,856,943	5 Jan. 1999	Jenq					
XWXI	AC	5,901,084	4 May 1999	Ohnakado					
* 14	AD	6,057,575	2 May 2000	Jenq					
ANN S	AE	6,130,129	10 Oct. 2000	Chen					
Silvis.	AF	6,134,144	17 Oct. 2000	Lin et al.					
& WAY	AG	6,171,909	9 Jan. 2001	Ding et al.					
naw. X.	AH	6,200,856	13 Mar. 2001	Chen					
X.W.X.	AI	6,261,856	17 Jul. 2001	Shinokiara Chang et al.					
LWIL	AJ	6,266,278	24 Jul. 2001	Harari et al.					
& No.	AK	6,326,661	4 Dec. 2001	Dormans et al.					
S.W.Z.	AL	6,355,524	12 Mar. 2002	Tuan et al.					
S.W.S.	AM	6,365,457	2 Apr. 2002	Choi					
La L	AN	6,414,872	2 Jul. 2002	Bergemont et al.					
LiN, L	AO	6,420,231	16 Jul. 2002	Harari et al.					
Si Wide	AP	6,437,360	20 Aug. 2002	Cho et al.					
J.W.J.	AQ	6,438,036	20 Aug. 2002	Seki et al.					
J.W.I.	AR	6,486,023	26 Not 2002	Nagata					
21.1.1	AS	6,518,618	11 Feb. 2003	Fazio et al.				-	
IWI.	ΑT	6,541,324	1 Apr. 2003	Wang					
XIIIX.	AU	6,541,829	1 Apr. 2003	Nishinohara et al					
XIII	AV	2002/0064071 A1	30 May 2002	Takahashi et al.					
F/12	AW	2002/0197888 A1	26 Dec. 2002	Huang et al.					
21112	AX	2003/0218908 A1	27 Nov. 2003	Park et al.		· <del>,</del>			
Z. J. L.	AY	2004/0004863 A1	8 Jan. 2004	Wang					
Examiner ()	. 0	110	Date Considere	d C	)c1	ob e	V12	2006	
*EXAMPLE And Interference considered whether or not citation is in conformance with MPEP 609: Draw line through									
citation if not in conformance and not considered. Include copy of this form with your communication to applicant.									

		110001		Sheet 2 of 3				
U.S. Departmen	at of Co	mmerce, Patent and Trademark Office	Atty Docket No.	Serial No.				
			M-15297 US M-15296US	10/797,972				
INFORM	IATION	DISCLOSURE STATEMENT BY APPLICANT	Applicant(s) 10/798,475					
			Filing Date Group					
		March 10, 2004	Unassigned 2813					
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)								
S.W.S.	Wu, A.T.; Chan T.Y.; Ko, P.K.; and Hu, C. "A Novel High-Speed, 5-Volt Programming EPROM Structure With Source-Side Injection," 1986 IEEE, 584-587.							
LW.S.	ВА	Mizutani, Yoshihisa; and Makita, Koji "A New EPROM Cell With A Sidewall Floating Gate Fro High- Density and High Performance Device," 1985 IEEE, 635-638.						
8 N.8,	BB	Ma, Y.; Pang, C.S.; Pathak, J.; Tsao, S.C.; Chang, C.F.; Yamauchi, Y.; Yoshimi, M. "A Novel High Density Contactless Flash Memory Array Using Split-Gate Source-Side-Injection Cell for 5V-Only Applications," 1994 Symposium on VLSI Technology Digest of Technical Papers, pages 49-50.						
L.W.S.	BC	Mih, Rebecca et al. "0.18um Modular Triple Self-Aligned Embedded Split-Gate Flash Memory," 2000 Symposium on VLSI Technology Digest of Technical Papers, pages 120-121.						
LWL.	BD	Ma, Yale et al., "A Dual-Bit Split-Gate EEPROM (DSG) Cell in Contactless Array for Single Vcc High Density Flash Memories," 1994 IEEE, 3.5.1-3.5.4.						
SNJ.	BE	Spinelli, Alessandro S., "Quantum-Mechanical 2D Simulation of Surface-and Buried-Channel p-MOS,"2000 International Conference on Simulation of Semiconductor Processes and Devices: SISPAD 2000, Seattle, WA September 6-8, 2000						
INI.	BF	Kim, K.S. et al. "A Novel Dual String NOR (DuSnor) Memory Cell Technology Scalabe to the 256 Mbit and 1 Gbit Flash Memories," 1995 IEEE 11.1.1-11.1.4						
LW.L.	BG	Bergemont, A. et al. "NOR Virtual Ground (NVG)- A New Scaling Concept for Very High Density FLAS EEPROM and its Implementation in a 0.5 um Process," 1993 IEEE 2.2.1-2.2.4						
LN, S.	ВН	Van Duuren, Michiel et al., "Compact poly-CMP Embedded Flash Memory Cells For One or Two Bit Storage," Philips Research Leuven, Kapeldreef 75, B3001 Leuven, Belgium, pages 73-74.						
LNL.	BI	United States Patent Application No. 10/440,466, entitled "Fabrication Of Conductive Gates For Nonvolatile Memories From Layers With Protruding Portions," Filed on May 16, 2003; Attorney Docket No.: M-12979 US.						
SW.L.	ВЈ	United States Patent Application No. 10/440,005, entitled "Fabrication of Dielectric On A Gate Surface To Insulate The Gate From Another Element Of An Integrated Circuit," Filed on May 16, 2003; Attorney Docket No.: M-15203 US.						
S.W.S.	BK	United States Patent Application No. 10/440,508, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories Having Select, Floating And Control Gates," Filed on May 16, 2003; Attorney Docket No.: M-15204 US.						
S.W.S.	BL	United States Patent Application No. 10/440,500, entitled "Integrated Circuits With Openings that Allow Electrical Contact To Conductive Features Having Self-Aligned Edges," Filed on May 16, 2003; Attorney Docket No.: M-15205 US.						
S.W.S.	United States Patent Application No. 10/393,212, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on March 19, 2003; Attorney Docket No.: M-12902 US.							
Examiner (1. ) / Date Considered October 12, 2006								
*EXAMDIAN reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.								

							Succ		
U.S. Departmen	at of Co	mmerce, Patent and	Trademark Office	;	Atty Docket N	lo.	Serial No.		
					M-15297 US	M-15296US	10/797,972		
INFORMATION DISCLOSURE STATEMENT BY APPLICANT					Applicant(s) 10/798, 475				
(Use several sheets if necessary) Yi					Yi Ding				
Filir						ng Date Group			
March 10, 2004 <del>U</del>							Unassigned Z	2813	
		OTHER A	ART (Including A)	ithor, Title, Date, Pe	rtinent Pages, E	tc.)			
SN.S.	BN			o. 10/411,813, entitle ed on April 10, 2003				ate	
I.W.L.	ВО	United States Patent Application No. 10/393,202, entitled "Fabrication of Integrated Circuit Elements In Structures With Protruding Features," Filed on March 19, 2003; Attorney Docket No.: M-15151 US.							
J.W.J.	BP	United States Patent Application No. 10/631,941, entitled "Nonvolatile Memory Cell With Multiple Floating Gates Formed After The Select Gate," Filed on July 30, 2003; Attorney Docket No.: M-15171 US.							
24).2.	BQ	United States Patent Application No. 10/632,155, entitled "Nonvolatile Memory Cells With Buried Channel Transistors," Filed on July 30, 2003; Attorney Docket No.: M-15222 US.							
S.W.S.	BR	United States Patent Application No. 10/632,007, entitled "Arrays Of Nonvolatile Memory Cells Wherin Each Cell Has Two Conductive Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15223 US.							
I.W.S.	BS	United States Patent Application No. 10/631,452, entitled "Fabrication Of Dielectric For A Nonvolatile Memory Cell Having Multiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15229 US.							
L.W.S.	BT	United States Patent Application No. 10/632,154, entitled "Fabrication Of Gate Dielectric In Nonvolatile Memories In Which A Memory Cell Has Mutiple Floating Gates," Filed on July 30, 2003; Attorney Docket No.: M-15230 US.							
LW.J.	BU	United States Patent Application No. 10/632,186, entitled "Nonvolatile Memory Cell With Multiple Floating Gates Formed After The Select Gate And Having Upward Protrusions," Filed on July 30, 2003; Attorney Docket No.: M-15241 US.							
LW,L,	BV	United States Patent Application No. 10/631,552, entitled "Nonvolatile Memories And Methods Of Fabrication," Filed on July 30, 2003; Attorney Docket No.: M-12902-1P US.							
LW,L.	BW	Shirota, Riichiro "A Review of 256Mbit NAND Flash Memories and NAND Flash Future Trend," February 2000, Nonvolatile Memory Workshop in Monterey, California, pages 22-31.							
LW.L.	BX United States Patent Application No. 10/797,972, entitled "Fabrication Of Conductive Lines Interconnecting First Conductive Gates In Nonvolatile Memories Having Second Conductive Gates Provided By Conductive Gate Lines, Wherein The Adjacent Conductive Gate Lines For The Adjacent Columns Are Spaced From Each Other, And Non-Volatile Memory Structures," Filed on March 10, 2004 Attorney Docket No.: M-15297 US.								
			Foreign :	Patent Documents					
		•					Trans	latio	
242		Document	Date	Country	Class	Subclass	Yes	No	
XiW. S.	BY	EP 0 938 098 A2	25 Aug. 1999	Europe			Englis	h	
Examider (		11	Date Considered	- Octo	ber.	1717	2006		
citation if not in	initial i	freference consider	A Shether or not dered. Include co	citation is in confor	mance with MP	EP 609; Draw cation to applic	line through		

Sheet 1 of 1									
U.S. Department of Commerce, Patent and Trademark Office					Atty Docket No. Serial No.				
					M-15296 US 10/798,475				
NHORMANON DISCLOSURE STATEMENT BY APPLICANT					Applicant(s)				
(Use several sheets if necessary)					Yi Ding				
SEP 1 9 2005 W					Filing Date	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Group		
T ST. ST. ST. ST. ST. ST. ST. ST. ST. ST	\$				March 10, 200	)4	Unassigned 28/3		
COLUMB P			U.S. Pa	itent Documents	L				
*Examiner		Document					Filing Date		
Initial ()		Number	Date	Name	Class	Subclass	If Appropriate		
&WX.	AA	5,543,339	Aug. 1996	Roth et al.			•		
	AB						-		
	AC			·····					
	AD			······································					
	AE								
	AF								
	AG								
	AH								
	AI								
	AJ								
	AK						·		
	AL								
	AM	·							
·	AN								
	AO								
	AP								
	AQ			······································					
	AR								
	AS								
	AT			<del></del>					
	AU								
	AV								
	AW								
	AX								
1	AY	111	1			<del></del>			
Examined I	200	1/1/2	Descridered	1	no to ho	c 17	2006		
Example 12, 2006 *EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through									
citation if hot in conformance and not considered. Include copy of this form with your communication to applicant.									